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With the continuous scaling down of the dimensions of metal-oxide-semiconductor field-effect transistor ͑MOS-FET͒, silicon is approaching its fundamental scaling limits. Germanium is an alternative candidate for future channel material because of its high carrier mobility.
1-3 However, unlike Si oxide, the thermodynamically unstable and soluble Ge oxide hinders the development of high-quality Ge MOS-FET. Recently, Ge-based MOS capacitors and transistors with high-permittivity ͑high-k͒ stacked gate dielectrics using a thin germanium oxynitride ͑GeO x N y ͒ interlayer have shown superior electrical properties. [4] [5] [6] It has been shown that the GeO x N y interlayer provides a stable and smooth interface with improved electrical properties. However, its lower k value limits the scalability of Ge MOS devices, even as an interlayer. More recently, Lu et al. 7 reported that an ultrathin tantalum nitride film deposited between high-k dielectric and Si substrate could suppress the formation of the SiO x interlayer during subsequent high-temperature annealing. This is because tantalum nitride can function as a diffusion barrier and can be oxidized to form nonconductive TaO x N y after annealing in O 2 . Moreover, Sugawara et al. 8 demonstrated that a thin plasma-synthesized TaON interlayer on Ge could reduce stress-induced flatband-voltage shift.
Since TaO x N y has a high k value ͑ϳ26͒ and high thermal stability, 9 it should also be a promising candidate as the interlayer between high-k dielectric and Ge substrate. In this work, a thin TaN x layer is deposited by reactive sputtering prior to HfTa-based oxide or oxynitride deposition. The thin TaN x is used to suppress the formation of inferior GeO x and interdiffusions of relevant elements during the annealing of the deposited high-k dielectric, and at the same time TaN x itself is converted to TaO x N y during the annealing. Ta is intentionally added to improve the crystallization temperature and dielectric constant of Hf-based oxide and oxynitride. 10 As a result, excellent electrical properties such as low interface-state density, low gate leakage, and high reliability are obtained for the Ge MOS capacitors with HfTaON / TaO x N y and HfTaO / TaO x N y gate stacks.
N-type ͑100͒ Ge wafers with a resistivity of 0.040-0.047 ⍀ cm were cleaned in organic solvents and rinsed in de-ionized water followed by a 30 s diluted HF ͑1:50͒ dipping for several cycles to remove the native oxide ͑GeO x ͒. After drying in N 2 , the wafers were immediately transferred into Denton Vacuum Discovery Deposition System. First, a ϳ1 nm TaN x interlayer was deposited by reactive sputtering of Ta in an Ar+ N 2 ambient ͑Ar: N 2 =12:18͒, followed by the deposition of a 5 nm HfTaO or HfTaN by cosputtering of Ta and Hf in an Ar+ O 2 ͑Ar: O 2 =24:3͒ or Ar+ N 2 ͑Ar: N 2 = 24: 6, a smaller ratio used to incorporate more nitrogen in the dielectric͒ ambient, respectively ͑de-noted as HfTaO / TaON or HfTaON / TaON sample͒. For comparison, a 6 nm HfTa or HfTaN was directly deposited on the cleaned Ge substrate without the TaN x interlayer as control samples ͑denoted as HfTaO or HfTaON sample͒. A postdeposition annealing was carried out in wet N 2 ͑500 ml/ min͒ at 500°C for 5 min to transform the films into oxides or oxynitrides ͑i.e., HfTaO, HfTaON, and TaO x N y ͒ by using the oxygen in water vapor. 11 The wet-N 2 atmosphere was realized by bubbling pure N 2 through de-ionized water at 95°C with a flow rate of 500 ml/ min. Subsequently, Al was evaporated and patterned by lithography as gate electrodes with an area of 7.85ϫ 10 −5 cm −2 . Finally, forming-gas annealing was performed at 280°C for 20 min. Physical thicknesses of the gate dielectrics for the samples were determined by a multiwavelength ellipsometer. All electrical measurements were carried out under a light-tight and electrically shielded condition using HP4284A precision LCR meter and HP4156A precision semiconductor parameter analyzer.
Typical HF ͑1 MHz͒ C-V curves of the samples, swept in bidirections at 1 MHz, are shown in Fig. 1 . The oxide capacitance ͑C ox ͒ obtained by correcting for frequency dispersion from maximum accumulation capacitance, 12 physical thickness ͑t phys ͒, capacitance effective thickness ͑CET͒ and equivalent k value ͑=C ox t phys / 0 A͒ for all the samples are extracted and listed in Table I . An obvious distortion is observed in the region from depletion to inversion of the C-V curves for the two samples without the TaO x N y interlayer, especially for the HfTaO sample, but does not exist for the two samples with a thin TaO x N y interlayer. This should be associated with significant interfacial defects originated from the interdiffusion between the gate dielectric and substrate, and the growth of a low-k GeO x interlayer, especially for the HfTaO sample. Therefore, it can be concluded that the TaO x N y interlayer can effectively block the oxidation of Ge surface and thus suppress the formation of unstable GeO x . Another fact is that C ox of the oxynitrides is larger than that of their oxide counterparts, indicating that larger k values have been obtained for the oxynitrides than the oxides for almost the same physical thickness, with the largest k value ͑ϳ24͒ and the smallest CET ͑ϳ0.94 nm͒ for the TaHfON / TaO x N y sample. Furthermore, the C-V hysteresis, the equivalent oxide-charge density ͓Q ox =−C ox ͑V fb − ms ͒ / q, where the work-function difference ms between Al gate and n-Ge substrate is calculated to be 0.0706 V͔ and the interface-state density near midgap ͑D it ͒ estimated from the HF C-V curve by the Terman's method 13 are depicted in Fig.  2 . As compared to the control samples, D it is obviously reduced by inserting a thin TaO x N y interlayer between the high-k gate dielectrics and Ge substrate, especially for the HfTaON / TaO x N y sample. Moreover, the hysteresis and Q ox are less for the two samples with the TaO x N y interlayer than the control samples, with HfTaON / TaO x N y sample being the smallest. The negative Q ox might arises from OH − , which is related to the wet-annealing ambient, 14 The inset of Fig. 1 shows the gate-leakage properties of the samples. The two samples with the TaO x N y interlayer have lower leakage current than their control samples. Moreover, the oxynitride samples have lower leakage current than their oxide counterparts, with the HfTaON / TaO x N y sample being the lowest and HfTaO sample being the highest ͑3.3ϫ 10 −3 and 8.9ϫ 10 −2 A cm −2 at V g = V fb + 1 V, respectively͒. It was reported that the incorporation of nitrogen into high-k dielectrics could reduce their leakage current by inhibiting species interdiffusion and changing the local coordination of high-k material, thus suppressing the onset of crystallization. 16 So, the smaller leakage current for the oxynitride samples should be ascribed to the N incorporation. In fact, this is closely associated with the D it and Q ox of the samples shown in Fig. 2 .
A high-field stress at 10 MV/ cm ͓=͑V g − V fb ͒ / t phys ͔ for 3600 s, with the capacitors biased at accumulation, is used to examine the reliability of the samples. The leakage current density ͑J g ͒ is measured for all the samples before and after the stress, as shown in Fig. 3 . The V fb shift after the stress is extracted from the HF C-V curves measured before and after the stress, as shown in the inset of Fig. 3 . Increase of the leakage current and shift of flatband voltage after the stress are larger for the control samples than the samples with the TaO x N y interlayer because of an unstable GeO x layer grown at the interface of the former samples. Among all the samples, the HfTaON / TaO x N y sample exhibits the best reliability due to the formation of strong N-related bonds by significant incorporation of N into both the interlayer and high-k gate dielectric. Therefore, the thin TaO x N y interlayer can give excellent device performances due to its strong barrier role against diffusions of Hf, Ta, Ge, and O, and its good interface properties with the Ge substrate. Moreover, when the high-k dielectric layer is oxynitride, the electrical properties and reliability of the devices are further improved due to the formation of strong N-related bonds.
The electrical properties and reliability of HfTa-based oxide and oxynitride with or without TaO x N y interlayer are investigated as the gate dielectric of Ge MOS capacitors. The thin TaO x N y interlayer can effectively block the interdiffusions of Ge, Hf, and Ta and also the penetration of oxygen into the Ge substrate, thus greatly suppressing the growth of unstable low-k GeO x during high-temperature annealing, and improving the interface quality and reliability of the devices. Low interface-state density and low leakage current have been achieved for the devices with HfTaON / TaO x N y or HfTaO / TaO x N y gate stack. Particularly, the sample with HfTaON / TaO x N y gate stack exhibits higher dielectric constant ͑ϳ24͒ and better high-field reliability than the other samples while keeping small CET ͑ϳ0.94 nm͒, D it , Q ox , and low leakage current. Therefore, the HfTaON / TaO x N y stack structure is a promising gate dielectric for making advanced small-sized Ge MOSFET with excellent electrical performances and high reliability. 
